A PLL with high-speed operating discrete loop filter
نویسندگان
چکیده
منابع مشابه
A Tracking PLL with an FIR Loop Filter
To stabilize the feedback loop of a PLL a lead-lag filter is used, implemented by driving the charge-pump current to a series resistor capacitor network [1]. While many designs have created the needed resistor using the resistance of an amplifier [2], and even made this resistor track the operating frequency [3], all these loops suffer from periodic noise on the control voltage caused by the sm...
متن کاملPFD Speed Loop Filter Current Loop Filter
– This note documents the monolithic power bridge for high-temperature applications implemented within the TERMIS project. This bridge is intended to drive a double-winding Dc brushless motor. The partially depleted 1.0µ µ µ µm-SOI CMOS technology used (X-FAB CI10HS) includes complementary low-voltage MOSFETs, and lateral high-voltage N-channel MOSFETs. The bridge elements (power transistors, s...
متن کاملHigh Speed Delay-Locked Loop for Multiple Clock Phase Generation
In this paper, a high speed delay-locked loop (DLL) architecture ispresented which can be employed in high frequency applications. In order to design the new architecture, a new mixed structure is presented for phase detector (PD) and charge pump (CP) which canbe triggered by double edges of the input signals. In addition, the blind zone is removed due to the elimination of reset signal. Theref...
متن کاملA 990-µW 1.6-GHz PLL Based on a Novel Supply-Regulated Active-Loop-Filter VCO
A low-power 1.6-GHz phase-locked loop (PLL) based on a novel supply-regulated voltage-controlled oscillator (SR-VCO) including an active-loop filter (ALF) is realized. In this PLL, an active RC filter is combined with SR-VCO, achieving the advantages of ALF PLL without penalties in power consumption or phase noises. The PLL has measured rms jitter of 4.82 ps, and its core consumes 990 μW from 1...
متن کاملAnalysis of PLL Clock Jitter in High-Speed Serial Links
We analyze the effects of transmitter and receiver phased-locked loop (PLL) phase noise, which translates to time-domain clock/data jitter, on the performance of high-speed transceivers. Analytical expressions are derived to incorporate both transmitter and receiver clock jitter into serial link operation. A method to calculate the worst-case noise margin degradation due to clock jitter is disc...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of the Korea Institute of Information and Communication Engineering
سال: 2016
ISSN: 2234-4772
DOI: 10.6109/jkiice.2016.20.12.2326